Design of Gate-Protected MOS Field-Effect Transistors

by L.A. Jacobus and S. Reich

MOS (metal-oxide-semiconductor) field-effect transistors are in demand for rf-amplifier applications because their transfer characteristics make possible significantly better performance than that experienced with other solid-state devices. Unless equipped with gate protection, however, MOS transistors require careful handling to prevent static discharges from rupturing the dielectric material that separates the gate from the channel. This Note describes the design of dual-gate MOS field-effect transistors that use a built-in signal-limiting diode structure to provide an effective short circuit to static discharge and limit high potential build-up across the gate insulation.

Breakdown Mechanism

Before the techniques of gate protection can be applied, the breakdown mechanism associated with gate destruction must be understood. For the sake of simplicity in the breakdown mechanism, a single-gate structure is used. Fig. 1 shows this single-gate structure (a), its electrical symbol (b), and a much simplified equivalent circuit (c) that explains the possible static discharge paths within the device. The substrate diode is formed by the p-n junction integrated over the entire junction area, i.e., the source and drain diffusions connected by the inversion layer or n-type channel. Fig. 1 (c) lumps the diffuse diode into one equivalent diode terminating at the center of the channel.

C\textsubscript{IN} in Fig. 1(c) represents the gate-to-channel capacitance, and R\textsubscript{1} and R\textsubscript{2} represent the channel resistance. R\textsubscript{3} is the leakage resistance associated with the substrate-to-channel equivalent diode D\textsubscript{1}. Leakage resistance across C\textsubscript{IN} was intentionally deleted because it is more than a thousand orders of magnitude higher than R\textsubscript{3}. In a typical RCA MOS field-effect transistor (e.g., 3N128), C\textsubscript{IN} is less than 5 picofarads. The channel resistance R\textsubscript{1} + R\textsubscript{2}, which is a function of the applied bias, can range from 10\textsuperscript{2} to 10\textsuperscript{10} ohms. R\textsubscript{3} is also subject to variations determined by operating conditions, but can be assumed to be in the order of 10\textsuperscript{9} ohms. Thus, the application of a dc potential between the gate and any other element results in practically all of this potential being applied across C\textsubscript{IN}.

In a dual-gate MOS field-effect transistor, the oxide thickness of the C\textsubscript{IN} dielectric is about 600 angstroms. The dielectric material is SiO\textsubscript{2}, which has a breakdown constant of 5 x 10\textsuperscript{6} volts per centimeter. The gate voltage-handling capability is therefore 30 volts. A cross-section of a typical RCA dual-gate device is shown in Fig. 2 (a), and its schematic symbol in Fig. 2 (b). The substrate in this structure is internally tied to the source; this connection is also shown schematically by the dotted line in Fig. 1 (c).

Static Discharge

If the potential applied to an MOS transistor were entirely within the control of the circuit designer, there would be no need for gate protection. Unfortunately, designers do not have complete control of the MOS field-effect transistor environment and static potentials do accumulate. These high potentials can inadvertently be discharged through the device when it is handled...
during the equipment manufacturing cycle or by a receiving antenna associated with the end product in which the transistor is used. The more severe of these conditions, in terms of percentage of units that suffer damage, is probably the initial handling phase.

Fig. 3 shows a simple equivalent circuit of a static discharge generator as it appears at the input of an MOS transistor. $E_S$ represents the static potential stored in the static generator capacitor $C_D$. This voltage must be discharged through internal generator resistance $R_S$. Laboratory experiments have determined that a human body acts as a static (storage) generator with a capacitance $C_p$ ranging from 100 to 200 picofarads and a resistance $R_S$ greater than 1000 ohms. Although there is virtually no upper limit to the amount of static voltage that can be accumulated, repeated measurements suggest that the amount of potential stored is usually less than 1000 volts. Experience has also indicated that the potential from a static discharge is more severe during transistor handling than when the device is installed in a typical application. In an rf application, for example, a static potential picked up by the antenna would traverse an input circuit that normally provides a large degree of attenuation to the static surge before it appears at the input of the rf amplifier. For this reason, the development of gate-protected MOS transistors concentrated on the requirement that the devices be capable of withstanding the static discharges likely to occur during handling operations.

**Gate-Protection Methods**

It has been established above that in terms of a static discharge potential it is reasonable to represent the MOS transistor as a capacitor, such as $C_{IN}$ in Fig. 4. The ideal situation in gate protection is to provide a signal-limiting configuration that allows for a signal such as that shown in Fig. 4(a) to be handled without clipping or distortion. The signal-limiting devices should limit all transient responses that exceed the gate breakdown voltage, as shown in Fig. 4(b). One possible means of securing proper limiting is to place a diode in parallel with $C_{IN}$, as shown in Fig. 4(c). Unfortunately, this arrangement causes several undesirable consequences. In terms of signal handling, the single diode clips the positive peaks of a sine wave such as that in Fig. 3(a) when the transistor is operated in the vicinity of zero bias. The 3N140 dual-gate MOS transistor, for example, is frequently operated with the rf signal superimposed on a slightly positive "bias" potential on gate No. 1. Furthermore, gate No. 2 of the 3N140 is designed to handle large positive and negative dc voltage swings from the agc loop. A single-diode arrangement would render this device useless for this type of circuit. It is important, therefore, that the limiting device be an effective open circuit to any incoming signals through the amplitude range of such signals. The best available method for accomplishing this effective open circuit is the back-to-back diode arrangement pioneered by RCA and shown in Fig. 3(d).

Ideally, the transfer characteristic of the protective signal-limiting diodes has an infinite slope at limiting, as shown in Fig. 5(a). Under these conditions, the static potential generator in Fig. 5(b) discharges through its internal impedance $R_S$ into the load represented by the signal-limiting diodes. The ideal signal-limiting diodes, with an infinite transfer slope ($R_S = 0$), would then limit the voltage presented to the gates to its knee value, $e_d$. The difference voltage $E - e_d = e_S$ (where $E$ is the static potential in the static generator, $e_d$ is the diode voltage drop, and $e_S$ is the voltage drop across the generator internal resistance) appears as an IR drop across $R_S$, the internal impedance of the generator. The instantaneous value of the diode current is then equal to $e_S/R_S$. During handling, the practical range of this discharge varies from several milliamperes to several hundred milliamperes.

**Fig. 4 - Gate-protection requirements and two solutions.**

**Fig. 5 - Transfer characteristic of protective diodes (a), and resulting waveforms in equivalent circuit (b).**
Electrical Requirements

The previous discussion points out that optimum protection is afforded to the gate with a signal-limiting diode that exhibits zero resistance (i.e., an infinite transfer slope and fast turn-on time) to all high-level transients. In addition, the diode ideally adds no capacitance or loading to the rf input circuit.

The first phase in the development of gate-protected MOS field-effect transistors was, quite naturally, their construction in hybrid form. This form was used for initial measurements because it effectively enabled the physical separation of the diodes from the MOS pellet. This separation made it possible to measure the performance of the active device apart from the combined structure and thus obtain a more precise assessment of the loading effect of the diodes. The hybrid phase has now been followed by the development of monolithic gate-protected MOS field-effect transistors such as the RCA-40673. In this transistor, the diodes are an integral part of the MOS device and are internally connected as shown in Fig. 6.

![Fig. 6 - Connection of integral protective diodes in dual-gate MOS transistor.](image)

Monolithic Gate-Protected MOS Transistors

In the design of a monolithic diode-protected MOS transistor, several factors must be taken into account.
1. The high-frequency performance of the device must be comparable to that of available unprotected units.
2. The device must be designed so that no additional assembly cost is incurred.
3. The silicon area must be used efficiently to provide the maximum number of devices per semiconductor wafer.
4. The diodes must provide adequate protection against the transients experienced primarily in handling but also when the transistor is finally installed in some piece of equipment.

One approach to integrating protective diodes into an MOS transistor structure on one chip is shown in Fig. 7. In this approach, the silicon substrate required for an n-channel depletion-type MOS device is the starting material. The n-type wells are diffused into the silicon to provide pockets for the protective devices. The surface concentration and depth of these wells are carefully controlled because both of these factors are important in determining diode characteristics.

The p⁺-type regions are diffused into the n-type wells to form the diodes and to the periphery to isolate the diode structure from the surface of the MOS device and to provide a region into which the channels may be terminated. The size of the diodes is determined by the desired current-handling capability and the amount of capacitance that can be tolerated across the gate of the MOS transistor. The spacing of the diodes is determined by the area available and the desired amount of control of transistor action from diode to diode. After the diode structures are formed, they are covered by a protective oxide. The MOS device is then fabricated by conventional means.

Fig. 8 shows a photograph of a completed monolithic diode-protected dual-gate MOS transistor. In this structure, one of the diodes of each pair has been located under the gate bonding pads. The small triangular metal pads

![Fig. 8 - Completed monolithic diode-protected dual-gate MOS transistor.](image)

![Fig. 7 - Structure of MOS transistor chip including protective diodes.](image)
make contact with the second diode of each pair and connect it to the source metalization. In assembly, the source is shorted to the substrate so that a low-resistance path to ground is provided for the diodes. To ground the diodes under the second gate properly, it is necessary to break the metal of the first gate and terminate the first channel on the p-type guard band surrounding the diode structure of the second gate. This technique prevents spurious source-to-drain current which could result from the open nature of the structure.

**Current-Handling Capability**

Fig. 9 shows a typical diode transfer characteristic measured with a one-microsecond pulse width at a 4 x 10⁻³ duty cycle. The purpose of the protective diode is to limit the amplitude of the transient to a value that is below the gate breakdown voltage. Typically, a dual-gate transistor has a gate-to-source breakdown voltage rating of 20 volts. The curves in Fig. 9 show that the transfer characteristic of the signal-limiting diodes will constrain a transient impulse to potential values well below this 20-volt limit even when the input surge is capable of delivering hundreds of milliamperes.

![Fig. 9](image-url)  
*Fig. 9 - Typical diode transfer characteristic measured with 1-microsecond pulse width at 4 x 10⁻³ duty cycle.*

**Input Capacitance and Resistance**

The curves of input capacitance and input resistance as a function of drain current in Fig. 10 represent average readings taken from ten hybrid devices with diodes first connected and then disconnected (the readings for all ten devices were remarkably close to the averages). The curves indicate that the diodes increase input capacitance by about 2.5 picofarads and decrease input resistance by about 200 ohms.

![Fig. 10](image-url)  
*Fig. 10 - Input resistance and capacitances as a function of drain current for hybrid structures with and without diodes.*

**Power Gain and Noise Factor**

In the final analysis, the question that must be answered is how the addition of the protective signal-limiting diodes affects circuit power gain and noise factor. Performance data taken on the ten units described above in the typical rf test circuit shown in Fig. 11 are given in Table 1. Noise-factor values show an average degradation of 0.25 dB when the diodes are connected. The power-gain values show that the change in this characteristic is insignificant.

![Table 1](image-url)

**Table 1 - Power Gain and Noise Factor at 200 MHz.**

<table>
<thead>
<tr>
<th>HYBRID UNIT</th>
<th>POWER GAIN (dB)</th>
<th>NOISE FACTOR (dB)</th>
</tr>
</thead>
<tbody>
<tr>
<td>DIODES IN</td>
<td>DIODES REMOVED</td>
<td>DIODES IN</td>
</tr>
<tr>
<td>1</td>
<td>16.3</td>
<td>16.4</td>
</tr>
<tr>
<td>2</td>
<td>18.8</td>
<td>18.5</td>
</tr>
<tr>
<td>3</td>
<td>16.5</td>
<td>16.2</td>
</tr>
<tr>
<td>4</td>
<td>16.3</td>
<td>15.7</td>
</tr>
<tr>
<td>5</td>
<td>17.7</td>
<td>17.8</td>
</tr>
<tr>
<td>6</td>
<td>17.2</td>
<td>17.5</td>
</tr>
<tr>
<td>7</td>
<td>17.1</td>
<td>17.0</td>
</tr>
<tr>
<td>8</td>
<td>17.9</td>
<td>18.0</td>
</tr>
<tr>
<td>9</td>
<td>18.5</td>
<td>18.5</td>
</tr>
<tr>
<td>10</td>
<td>17.3</td>
<td>17.3</td>
</tr>
</tbody>
</table>
Conclusions

Gate-protected dual-gate MOS field-effect transistors such as the RCA-40673 make available to the circuit designer a device capable of good rf performance without the hazards previously associated with the handling and installation of MOS devices. Moreover, the gate protection is provided by signal-limiting diodes that do not significantly compromise dynamic range, noise factor, or power gain.

Acknowledgment

The authors thank L. Baar for collecting data and providing general support for the work described, and C. Tollin for fabricating the devices tested.

Fig. 11 - RF test circuit for dual-gate MOS transistors.

References
